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Abstract
The yield of physical qubits fabricated in the laboratory ismuch lower than that of classical transistors
in production semiconductor fabrication. Actual implementations of quantum computers will be
susceptible to loss in the formof physically faulty qubits. Though these physical faultsmust negatively
affect the computation, we can deal with themby adapting error-correction schemes. In this paper we
have simulated statically placed single-fault lattices and lattices with randomly placed faults at
functional qubit yields of 80%, 90%, and 95%, showing practical performance of a defective surface
code by employing actual circuit constructions and realistic errors on every gate, including identity
gates.We extend Stace et alʼs superplaquettes solution against dynamic losses for the surface code to
handle static losses such as physically faulty qubits [1]. The single-fault analysis shows that a static loss
at the periphery of the lattice has less negative effect than a static loss at the center. The randomly faulty
analysis shows that 95%yield is good enough to build a large-scale quantum computer. The local gate
error rate threshold is~0.3%, and a code distance of seven suppresses the residual error rate below the
original error rate at =p 0.1%. 90%yield is also good enoughwhenwe discard badly fabricated
quantumcomputation chips, while 80%yield does not show enough error suppression evenwhen
discarding 90%of the chips.We evaluated severalmetrics for predicting chip performance, and found
that the average of the product of the number of data qubits and the cycle time of a stabilizer
measurement of stabilizers gave the strongest correlationwith logical error rates. Our analysis will
helpwith selecting usable quantum computation chips from among the pool of all fabricated chips.
1. Introduction
Fully scalable quantum computers are required in order to solvemeaningful problems [2–7]. For example,
processing Shor’s algorithm to factor a number describedwithN bits requires a quantum register with at least
+N2 2 high-quality qubits [8, 9].Many architectures have been proposed for a scalable quantum computer and
their feasibility depends on the physical systems inwhich they are implemented and the physical operations they
use [10–13]. The coherence time of a quantum state is limited as the quantum state is easily changed by noise;
fault-tolerant quantum computation (FTQC) is therefore required [14–18]. The surface code is one of themost
feasible current proposals for FTQC, requiring a 2D square-lattice of qubits and interaction only between
nearest neighbors,maintaining good scalability and having a higher threshold than other codes on equivalently
constrained architectures [19–23]. The surface code qubits are grouped in ‘plaquettes’which, in the absence of
faulty components, consist of four neighboring qubits in the lattice. Each plaquette is associatedwith a stabilizer
measurement. There are two types of stabilizers,Z stabilizers andX stabilizers, enabling the correction of
arbitrary errors. Error syndromes are associatedwith pairs of sequential stabilizermeasurements that differ.
In reality, the problemswe face include not only state errors but also losses of quanta. Some examples of loss
mechanisms are static loss such as devices incapable of trapping single electrons for use as qubits, and dynamic
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loss such as photon generation failure or dynamic loss of other qubit carriers. There aremany proposals for 2D
nearest-neighbor architectures onwhich the surface code runs.However, each of them suffers from the
problemswe justmentioned; if a qubit ismissing, there will be a hole in the code.DiVincenzo offered an
architecture of superconducting hardware for the surface code [16], inwhich a superconducting loopwhich
does not show the appropriate quantum effect will be a hole. Jones et al proposed an architecture for scalable
quantum computationwith self-assembled quantumdots used to trap electrons, which are used as qubits [11].
There very likely will be defective quantumdots which cannot trap a single electron, leaving holes in the code.
During the initial boot stage, qubits are calibrated; if qubits cannot be tuned to hold a single quantum, or if they
cannot be tuned tomatch their neighbors, they can be declared notworking.
The surface code is robust against unintended changes of quantum state provided these changes are local in
space and time, but it does not address loss. To resolve this problem,we have two choices: design a
microarchitecture towork aroundmissing qubits or adapt the syndrome collection and processing to tolerate
loss. VanMeter et al proposed a system inwhich themicroarchitecture can create the regular 2D lattice even
when some qubits are faulty [10]. However, this requires the ability to couple qubits across a distance spanning
several qubit sites. Stace et al showed that qubit loss is acceptable when performing the surface code and that
there is a tradeoff between the loss rate and the state error rate [1]. They introduced the concept of a
‘superplaquette’ (‘superstar’)which consists of several plaquettes (stars) that surround defective qubits. They
showed that, under the assumption that the superplaquette operators can bemeasured perfectly, a threshold
error rate exists for qubit loss rates below 50%. Barrett et al showed that dynamic loss in the 3D topological
quantum computation is acceptable up to =p 24.9%loss [24]. This latter approach, however, cannot be used if a
device used to bond together qubits in the 3D topological lattice in the quantum computer is permanently faulty,
leading to a column in time of lost qubits.Wemeasure the six face qubits in a unit cell for syndrome extraction in
the 3D topological computation because the six qubits are the output of ( )P Ä ÎX Zi i q ngbr q jj i , where qi are the
face qubits. A lost qubitmerges ( )P Ä ÎX Zi i q ngbr q jj i of two unit cells [25, chapter 20]. A column in time of lost
qubits from the beginning of the computation to the endworks as a logical qubit becausewe do not have
stabilizer ( )Ä ÎX Zq ngbr q j0 j 0 on theﬁrst 2D surface of the 3D cluster state where the lost column starts from q0
and ( )¢ Ä Î ¢X Zq ngbr q j0 j 0 on the last 2D surface; therefore, themerged ( )P Ä ÎX Zi i q ngbr q jj i of themerged unit cells
is not closed.Hence, another solution is required for faulty devices in 3D topological code.
In this paper, we examine these theoretical limits in the context of errors in the state and stabilizer
measurement process.We give the realistic relationship of the 2D surface code between static loss tolerance and
state error tolerance by employing explicit stabilizer circuit constructions. For simplicity, wemainly discuss
superplaquettes in this paper; however, we can apply similar statements to superstars since they have symmetry.
Additionally, we introduce the concept of a defective stabilizer whose syndrome qubit—the ancilla qubit in the
center of the stabilizer used tomeasure the error syndrome—is defective. Finally, we show the acceptability of
such special stabilizer units with examples of some stabilizer circuits and graphs of the relationships between
qubit yield, code distance, and effective code distance. The effective code distance is the value characterizing how
many gate errors the code can truly handle given the presence of defective qubits.We analyze the correlation
between the logical error rates weﬁnd on each defective lattice and the characteristics of those defective lattices
toﬁnd indicators to judgewhether a defective lattice is good enough to use.We simulate yields of 0.95, 0.90, and
0.80.Our results show that once the fabrication yield reaches 90%, it becomes possible to build large-scale
systems by culling the poorer 50%of chips during post-fabrication testing. Yield 0.80 is not usable evenwhen
discarding 90%of generated lattices.Weﬁnd that the deepest depth among the stabilizer circuits has the largest
correlationwith the logical error rate of the lattice and the biggest number of data qubits owned by a stabilizer
has the next largest correlation. Large-scale quantum computationwill require an ensemble of sufﬁciently fault-
tolerant quantum computation chips, coupled either by their proximity or through the use of quantum
communication links [26–32]. Our results will contribute to guiding the construction of this ensemble.
2. Surface code quantum computation
The surface code is ameans for encoding logical qubits on a formof entangled 2D lattice, consisting ofmany
qubits,made by interaction only between nearest neighbor qubits. This factmakes it potentially possible to
fabricate devices using planar photolithography, including quantumdot, superconducting, and planar ion trap
structures. It gives the quantumprocessor extensibility by adding onemore rowof qubits and control devices
along the outside edge of the lattice,making it one of themost feasible current proposals for building a scalable
quantum computer.
The lattice is divided intomany plaquettes and the state of the lattice ismaintained by repeatedlymeasuring
sets of stabilizers. By deﬁnition, a stabilizer generator is a set of Pauli operatorsU that do not change a state ∣Yñ,
such as ∣ ∣Yñ = YñU .We check a stabilizer by extracting its eigenvalue.X (Z) errors are checked using theZ (X)
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stabilizers.We refer to these normal stabilizers involving four data qubits and one syndrome qubit as ‘unit
stabilizers’.
The surface code corrects errors in each unit and the code space is protected as awhole. Figure 1(a) shows the
layout of normal unit stabilizers of a planar code, which is the formof the surface codewe employ for our
simulation [21]. The black lines in the ﬁgure are just a visual guide demarking plaquettes; each syndrome qubit is
actually physically coupled to four neighbors. Figure 1(b) and table 1 show the stabilizer representation and the
circuits of the stabilizersmarked inﬁgure 1(a), respectively. The stabilizersmeasure the parity of the data qubits
involved. Normally, the parity is even (+1 eigenstate).When the states of an odd number of qubits that belong to
the stabilizer areﬂipped, the parity becomes odd (−1 eigenstate).
The planar code deﬁnes a logical operator, using the degree of freedom introduced at a set of lattice
boundaries. A lattice boundary is a terminal of a logical operator; hence a pair of boundaries introduces a logical
operator and two pairs of different boundaries can generate a set of a logicalX operator and a logicalZ operator
so that a single logical qubit is introduced. Any path between a pair of boundaries deﬁnes the same logical
operator. The planar code performs logical two-qubit operations by transversal operations or lattice surgery
[33]. Tomeasure a logical qubit, take the parity of themeasurement results on the physical qubits composing a
logical operator. Parities ofmeasurements on any path should have the same value, so that the logical
measurement has redundancy againstmeasurement failure as shown inﬁgure 1(a).
A change in the error syndrome of a stabilizer indicates that the stabilizer is the termination of an error chain.
Therefore, we executeminimumweight perfectmatching toﬁnd a likely error pattern that results in the
observed error syndromes. See appendix A for details of the error correction of the surface code. The distance
between the two boundaries for an operator is the code distance of the surface code, as shownwith the blue line
on the right andwith the red line on the top inﬁgure 1(a). The larger the code distance, the higher the tolerance
against errors. If the two boundaries were farther apart,more errors would be required to cause the error
correction to fail.
A nest is created and used as a network forminimumweight perfectmatching. Each vertex of the nest
corresponds to a stabilizer value and each edge corresponds to a possible error chain. Details are in appendix B.4.
Figure 1. (a)Example of a surface code encoding a single logical qubit, describing aZ stabilizer (red diamond), anX stabilizer (blue
diamond), two instances of theZ operator (red lines) and two instances of theX operator (blue lines). The gray (white) circles are data
(syndrome) qubits. Qubits q12, q16, q18, and q22 (q6, q10, q12, and q16) are included in theZ (X) stabilizer. Other qubits are also
involved in other corresponding stabilizers. Thewest and the east boundaries of the lattice are for theZ operator. Other possible lines
between thewest and the east boundaries also have the sameZ operator. TheX operator runs between the north and the south
boundaries. Other equivalent logical operators are formed bymultiplying a line by associatedZ (X) stabilizers. (b)Circuits for each
stabilizer colored inﬁgure 1(a). The ‘0’ on the top of theﬁgure is step number. The top (bottom) half is anX (Z) stabilizer. Each face
and vertex of the lattice in ﬁgure 1(a) has the same stabilizer circuit. The only gates required for stabilizer operation are INIT inZ basis,
CNOT, SWAP, andH gates, andMEASUREMENT inZ basis. Boxes containing 0 are the INIT gates.
Table 1. Stabilizer representation of the stabilizers in
ﬁgure 1(b). The upper line is aZ stabilizer and the
lower is anX stabilizer.
q6 q10 q12 q16 q18 q22
Z Z Z Z
X X X X
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3. The structure of the surface code on a defective lattice
The difﬁculty inworking around faulty devices arises from the nearest neighbor architecture and the two
separate roles for qubits. Distant qubits have to interact around faulty devices but the nearest neighbor
architecture does not provide the capability for such qubits to interact directly. SWAP gates are brought in to
solve this problem. The solutions for faulty syndrome qubits and for faulty data qubits differ. To tolerate faulty
data qubits, we use the ‘superplaquette’ after Stace et al [1]. The idea is tomaintain error correction bymodifying
the shape of stabilizers around lost data qubits (faulty devices). On the other hand, we do not have tomodify the
unit of stabilizers when syndrome qubits are faulty.We can gather error syndromes onto another syndrome
qubit instead of the faulty syndrome qubit by using SWAP gates. Stabilizers which do not involve faulty devices
remain as normal stabilizers.
3.1. Stabilizer reconﬁguration
There are twoways to reconﬁgure around a faulty device. Theﬁrst is to introduce two triangular stabilizers by
purging the broken qubit from stabilizers that involve it, leaving two stabilizers composed of three data qubits
and one syndrome qubit, as depicted inﬁgure 2(a). It is impossible to adopt triangular stabilizers for both
stabilizers around a faulty device since neighboringZ triangular stabilizers andX triangular stabilizers do not
commutewhen they have only one qubit in common, as shown inﬁgure 4.Note that those four triangles cannot
be stabilizers but can be gauge operators for the subsystem code [34, 35].
The second approach is to generate a superplaquette bymerging the two broken plaquettes depicted in
ﬁgure 2(b). At the least, either the plaquette or starmust adopt a superplaquette or a superstar. In this paper, we
form superplaquettes and superstars for both stabilizers after Stace et al andBarrett et al [1, 24]. Forming
superplaquettes and superstars for both stabilizers around a faulty device produces a degree of freedomwhich
results in a logical qubit by code deformation [36], which is also called a ‘junk qubit’ [1]. However, operations
speciﬁcally targeted at this qubit are required to execute two qubit gates between this new logical qubit and the
logical qubits of the planar code and defect-based code, so that the effect of its presence in this paper is just
reducing theminimumdistance between the boundaries.
3.2. Stabilizer circuits around faulty devices
Stabilizer-measurement circuits working around faulty devices have different shape and depth from the circuits
of normal stabilizers. Figure 5(b) shows the shape of a superplaquette inwhich two plaquettes are connected by a
faulty device and its circuit.We call a circuit for an individual stabilizer a ‘stabilizer circuit’ and the circuit for a
Table 2. Stabilizers of a set ofmodiﬁed plaquettes and a set
ofmodiﬁed stars. (a) Superplaquette and superstar are
adopted both to theZ stabilizer and to theX stabilizer
(ﬁgure 3(a)). (b)Two triangularZ stabilizers are used
alongwith a single superstarX stabilizer (ﬁgure 3(b)).
(a)
1 2 3 4 5 6 7 8
Z Z Z Z Z Z
X X X X X X
(b)
1 2 3 4 5 6 7 8
Z Z Z
Z Z Z
X X X X X X
Table 3. Stabilizers of four triangular stabilizers as in
ﬁgure 4. Some pairs anti-commute.
1 2 3 4 5 6 7 8
Z Z Z
Z Z Z
X X X
X X X
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complete lattice the ‘whole circuit’.We deﬁne two terms, ‘qubit device’ and ‘qubit variable’. A qubit device is the
physical structure that holds the qubit variable, such as the semiconductor quantumdot or loop of
superconductingwire. A qubit variable is the information encoded on a qubit device. This distinction
corresponds to the difference between a register ormemory location in a classical computer and the program
variable held in that location. Inﬁgure 5(a), the horizontal lines correspond to qubit devices, distinguishedwith
the ‘d’ labels (numbers). The ‘v’ labels of qubit variables share the same number as the label of the qubit device of
the qubit variable’s original position.
Inﬁgure 5(b), the qubit device labeled d40 is faulty, and hence the variable v40 does not exist. The data qubit
variables v58, v48, v50, v32, v22, and v30, initially held respectively in the qubit devices d58, d48, d50, d32, d22,
and d30, are stabilized by the red stabilizer. The syndrome qubit variable v49 is initializedwhile residing in d49,
and thenmoves around using SWAPgates to gather error syndromes of those data qubits. After gathering three
error syndromes fromv58, v48, and v50, v49moves into d41 via d50. The data qubit variable v50 ismoved onto
d49 by theﬁrst SWAP gate between d49 and d50. Aftermoving v49 fromd50 to d41, the data qubit v50 on d49 is
moved back to d50 by the second SWAP gate. v41, now in d49, is disentangled fromother qubits, and hencewe
Figure 2.Modiﬁed stabilizers around a faulty devicemarkedwith the black cross. (a)Apair ofZ triangular stabilizers. (b)A
superplaquette.
Figure 3.Two sets ofmodiﬁed stabilizers that commute. The corresponding stabilizers are shown in table 2. (a) Superplaquette and
superstar are adopted both for theZ stabilizer and theX stabilizer. (b)Triangular stabilizer is adopted forZ stabilizer and superstar is
adopted for theX stabilizer.
Figure 4.A set ofmodiﬁed stabilizers which anti-commute. The corresponding stabilizers are shown in table 3.
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can initialize d49 any time. v49 eventuallymoves to d31,ﬁnishes gathering all error syndromes, and gets
measured. Figure 5(b) summarizes themove of v49 fromd49 to d31.
Toﬁnd the optimized stabilizer circuit, ﬁrst we search the smallest set of syndrome qubit devices which are
neighbored to all the data qubits of the stabilizer. Bymoving a syndrome qubit variable around the syndrome
qubit devices in the set, all data qubits are neighbored to the syndrome qubit variable during themove and error
syndromes can be collected onto the syndrome qubit variable with nearest-neighbor interaction. For
optimization, we solve a traveling salesman problem toﬁnd the shortestmove of the syndrome qubit variable of
the stabilizer among the syndrome qubit devices. If there are several smallest sets of syndrome qubit devices, we
compare themoves of each set and adopt the set with the shortestmove. This procedure gives the optimized
circuit for single stabilizer reconﬁguration.
Inﬁgure 5, we see that the superplaquette circuit is deeper than the normal plaquette circuit. In general,
superplaquettes requiremore steps to gather error syndromes than normal stabilizers. Obviously, the deeper
stabilizer will havemore opportunities to accumulate physical errors. Thus, an important engineering goal is to
create stabilizer circuits that are as shallow as possible.
We present a basic algorithm for composing a stabilizer circuit, shown in algorithm 1 in appendix B.2.
A syndrome qubit variable travels oneway to gather error syndromes. In this algorithm, we search for the
shortest traversable path inwhich error syndromes can be gathered from all data qubits.
In our scheme, a single syndrome qubit is used to collect error syndromes from all data qubits in a stabilizer.
Hence, if aZ (X) error occurs on the syndrome qubit inZ (X) stabilizer, the error propagates to data qubits whose
error syndromes are collected after the error occurrence. This error propagation is correctly incorporated in our
model.
3.3. Building awhole circuit from stabilizer circuits
Ona perfect lattice, the stabilizer circuits are highly synchronous and easily scheduled efﬁciently. The circuits for
a defective latticemust be asynchronous on account of the different depth of stabilizers. Such asynchronicity
introduces a problemwhen several stabilizers try to access a qubit at the same time.We have to assign priorities
to stabilizers. Stabilizers with lower priority have towait, so that they havemore opportunities to accumulate
physical errors on data qubits and ancilla qubits. Therefore we give higher priority to stabilizers which have
Figure 5. Stabilizers and their circuits. (a)A set of normalZ stabilizer circuits around d40 for the case where d40 is properly functional.
The stabilizers are Z Z Z Zv v v v58 48 50 40 and Z Z Z Zv v v v40 32 22 30. (b)An example of a superplaquette stabilizer circuit. The qubit device d40
is faulty and twoplaquettes are connected. The new stabilizer is Z Z Z Z Z Zv v v v v v58 48 50 32 22 30. The circuitmeasuring only this stabilizer
is shown on the right.
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deeper stabilizer circuits to deter error opportunities from concentrating there, since a shorter error chain is
obviously preferred for error correction. The scheduling algorithm, shown in algorithm2 in appendix B.2, is
(i) Sort stabilizers in order of depth, longest ﬁrst. If they tie, stabilizers in the upper left of the lattice have
priority. (lines 1–2)
(ii) The deepest stabilizer is scheduled. The step when the deepest stabilizer ﬁnishes is saved (currentCeil).
(line 9)
(iii) Each non-deepest stabilizer is scheduled once, in order of decreasing depth. (lines 10–13)
(iv) Each non-deepest stabilizer which does not exceed the currentCeil is scheduled once again, in order of
depth. Short onesmay be scheduled twice ormore before the loop terminates. (lines 14–21)
(v) If all of the non-deepest stabilizers exceed the currentCeil, return to step (ii). Otherwise, return to step (iv).
(lines 21–22)
Our algorithmmust enforce an important restriction, which the completely synchronous circuits of the perfect
lattice fulﬁll without explicitly being stated. Different types of stabilizers which share an even number of data
qubitsmust access those qubits in the same order. For example, if we have two stabilizers X X1 2 and Z Z1 2 on
qubits 1 and 2, we have to execute them as X X1 2 then Z Z1 2 (or reverse order). X Z1 2 then Z X1 2 is not allowed
because it will entangle syndrome qubits.We postpone stabilizers of low priority to resolve conﬂicts by simply
adding identity gates. See appendix B.3 for details. Optimization around this strategy is left for later research.
3.4. Adaptingmatching to asynchronous operation
Irregular stabilizer circuits degrade the parallelism of stabilizermeasurements of thewhole circuit, so that the
surface code on a defective lattice has irregular errormatching nests. A superplaquette ismeasured in a longer
cycle than normal stabilizers and a vertex corresponding to a superplaquette hasmany edges. Additionally, the
weights of edges are generated by tracing propagation, along the stabilizer circuits, of virtually created errors on
every qubit at every physical step. Therefore theweights of edges reﬂect the possibilities of errors accurately,
allowing BlossomV to achieve a result likely tomatch the actual physical error set.
4.Numerical results
In our simulations,
• static loss placement is accurately determined by scanning before quantum computation;
• static loss does not occur after fabrication; and
• stabilizer circuits are created before quantum computation.
We assume a circuit-based error-occurrencemodel, including imperfect syndrome extraction, summarized
by Landahl et al [37]. This circuit-based errormodel assumes that each gate acts ideally, followed by a noisy
channel, and that eachmeasurement acts ideally after a noisy channel. Errorsmay occur at every gate in the
circuit. Our error channel for a single-qubit gate has error probability p, meaning that each error (X, Z, or Y)
occurs with probability p/3. In a similar fashion, for two-qubit gates, our errormodel has probability p/15 for
each two-qubit error (IX, IZ, IY, XI, XX, XZ, XY, ZI, ZX, ZZ, ZY, YI, YX, YZ, YY).We assume that the set of
physical gates available includes CNOT, SWAP, andHadamard gates.We assume that INIT andmeasurement
inZ basis haveX error probability p. All operations require one time step.
Our circuit is asynchronous in the sense that stabilizers aremeasured at different frequencies. Stabilizers
whose circuits have shallower depthmay bemeasuredmore times than thosewhose circuits have deeper depth.
To achieve proper syndromematching, the surface code requires that the lattice be covered by stabilizers.
Otherwise, an unstabilized areaworks as a defect-based qubit whichmay serve as an end of error chains, leading
to undetectable logical errors. Hence, after all stabilizers covering the lattice have beenmeasured at least once
since the last execution of thematching algorithm, thematching algorithm is re-executed. Typically, this timing
is dependent on the deepest stabilizer circuit. From the result ofmatching, wemake amap of Pauli frameswhich
describes where Pauli frame corrections should be applied for error correction. Because our circuit is
asynchronous and theremight be SWAP gates, wemust keep track of the location of qubit variables to combine
the error information about data qubits and themap to check the result of error correction.
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Wehave conducted extensive simulations, beginningwith a perfect lattice and then extending to imperfect
ones. First, we show the numerical results of several basic test cases: only a single faulty device exists, in the center
of the lattice; only a single faulty device exists, in thewest of the lattice; and only a single faulty device exists, in the
northwest of the lattice, all for the distances 5, 7, 9, and 13.Our simulation holds d temporal rounds ofmeasured
stabilizer values for error correction. Hence, dmeasurements are saved for the stabilizer with the deepest circuit
andmoremeasurements are saved for normal stabilizers because of the scheduling algorithm shown in
subsection 3.3. After ﬁnishing an error-correction cycle, the oldest round is discarded, a new round is created by
newmeasurements, and error correction is re-executed. Next, we show the numerical results for randomly
generated lattices for three different yields: 80%, 90%, and 95%.We generated 30 lattices for each pair of yield
and code distance of 5, 7, 9, 13, 17, and 21. Some defective lattices cannot encode a logical qubit, so the code
distance becomes 0 as a result ofmerging stabilizers, so that ultimately we simulated 474 randomly generated
lattices (details described in section 4.3) for physical error rates of 0.1%, 0.2%, 0.3%, 0.4%, 0.5%, 0.6%, 0.7%,
0.8%, 0.9%, 1%, and 2%. It is hard to collect enough logical errors inMonte Carlo simulation as the logical error
rate is exponentially suppressed, and therefore we choose 0.1% as the lowest physical error rate for our
simulation. Thus, we simulated 5214 parameter combinations.
The computational resource devoted to circuit simulation, excluding chip generations and circuit
constructions, wasmore than 100,000CPUdays, executed on the StarBEDproject testbed [38]. Each
preparation of stabilizer circuits which solves the traveling salesman problem required up to 1CPUday. After
construction of the nest, for example, the simulation of d=5 of single-faulty-northwest for = -p 10 3 consisted
of 370945 rounds of error correction toﬁnd 500 logicalX errors in 1424.98 seconds. The simulation of d=13 of
single-faulty-northwest for = -p 10 3 consisted of 315550 rounds of error correction in 5.8 days but found 0
logicalX errors.
Peakmemory sizes are estimated to be 30 GB for 316 lattices, 63 GB for 133 lattices, andmore than 100 GB
for 25 lattices. The greatestmemory consumption is during nest building, shown inﬁgures B5, B6, and B7. To
give accurate weights to the edges of the ‘nests’, Autotune virtually creates errors on every qubit at every physical
step and traces their propagation. Roughly speaking, the size of the error structure is 136 bytes. A lattice includes
1089 qubits for distance 17. Let us assume 200 physical steps per error correction cycle due to the asynchronous
stabilizers; each error propagates to 10 physical qubits on average; each error remains for 100 physical steps on
average. Thenmemory consumption is * * * * =136 1089 200 10 100 29620800000 bytes, roughly 30 GB.
Several factors affect this rough estimate. Faulty devices reduce the number of qubits and other structures
generated to create the nests, but thememory consumption remains on the order of tens of gigabytes.
These peakmemory sizes are big; however, they do not affect the quantum computation in practice. This is
because the heavy operations wherebyAutotune virtually creates errors on every qubit at every physical step, and
traces their propagation by the circuits to give accurate weights to the edges of the nests, can be executed
preliminarily. To avoid redundant execution of heavy creation of nests, all 11 physical gate error rates for a single
lattice are simulated in parallel on a single simulation node, allowing us to share a single in-memory copy of the
nest.We attempted to simulate distance 21 but failed becausewe cannot accumulate enough logical errors to
have valid data points, for one of several reasons: good lattices have strong tolerance against errors; even bad
lattices have strong error tolerance at lower physical error rate; at higher physical error rates, simulating an error
correction cycle takes toomuch computation time becausemany physical errors occur in our extended
asynchronous error-correction cycle, taxing the scalability of thematching algorithm; or because the simulation
requiresmore than 128 GBmemory, themaximumavailable in our system.
4.1. Perfect lattice
Figure 6 depicts the results of simulation of perfect lattices, used as our baseline for comparison. Each curve
represents a set of simulations for a lattice of a particular code distance for varying physical gate error rates.
Points below the break-even line are conditions inwhich the logical error rate in the logical state is below that of
a bare, unencoded physical qubit for a single physical gate time. Distance 9 achieves break-even at =p 0.3%.
The crossing point of the curves, each of which describes a code distance, is called the threshold, the physical
error rate belowwhich the larger code distance has the lower logical error rate. Above the threshold, the error-
correction process introducesmore errors than it corrects, and the higher code distance has the higher logical
error rate.
The threshold indicated by this simulation is around 0.58%, similar to the 0.60% reported in [19]. This
relatedwork employs the assumptionsmost similar to our perfect lattice simulation, other than the
asynchronous scheduling of stabilizers. Our error-correction circuits are designed to omit identity gates to
shrink the asynchronous circuit depth, whereas circuits of relatedwork achieve perfect synchronization and
parallelism through careful insertion of identity gates. For example, identity gates on the qubit d17 inﬁgure 1(b)
between the initialization and theCNOTgates or between theCNOTgates and themeasurement are omitted in
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our simulation.We infer that our baseline simulation follows the relatedwork and is valid, and the effect of
asynchronicity on the perfect lattice is small.
4.2. Latticewith a single faulty device
Figures 7(a), (b), and (c) depict the results of simulations to investigate the effect of a single faulty device in the
center, on thewest edge, and on the northwest corner of the lattice, respectively. The plots show that our
approachworks properly because the larger code distance has the lower logical error rate at lower physical error
rates.
Each single-fault residual error rate is worse than that of the corresponding perfect lattice. The slope of each
code distance of single-fault chips is lower than that of the corresponding perfect lattice. The gap grows slightly
as the physical error rate is reduced, visible as the less-steep curve for the defective lattice.
There are differences depending on the single-fault location. Comparing the points d=9 of the perfect
lattice with those of single-faulty-center, single-faulty-west, and single-faulty-northwest at =p 0.1%, faulty
lattices are ´10.9 , ´7.60 and ´7.20 worse than the perfect lattice, respectively. Single-faulty-northwest has a
lower residual error rate than the others. Thismay be because the big stabilizer that causes asynchronous
scheduling of stabilizers is on the periphery, so that the number of stabilizers that are close to the big stabilizer
and hence have stronger scheduling restrictions thanmore remote stabilizers is smaller than other single-faulty
chips. Across the range of our simulations, the negative impact is ´ ~ ´6 11 depending on location, distance,
and error rate.
From the point of view of absolute logical error rate, the penalty for having a defect is greater at lower
physical error rates. An ‘effective’ code distance is the code distance at the same physical error rate of the perfect
lattice which has the closest logical error rate to the defective lattices. For single-faulty-center, at =p 0.3%,
faulty d=9 is ´1.5 worse than perfect d=5, and hence the effective code distance of faulty d=9 at =p 0.3%
is»5. The effective code distance is useful when considering the resource overhead ofmodiﬁcations. In the
preceding example, to achieve a logical error rate equivalent to that of d=5 on the perfect lattice at =p 0.3%,
we at least need d=9 for the defective lattice. This indicates that ´3.5 the number of physical qubits are
required.
From the point of view of the effective code distance, the penalty for having a defect is smaller at lower
physical error rates. At =p 0.3%, faulty d=9 is ´1.5 worse than perfect d=5, and at =p 0.1%, faulty d=9
is ´14.9 better than perfect d=5while faulty d=7 is ´1.4 worse than perfect d=5.Hence, to exceed the
effective code distance 5, =p 0.3% requires us to use d=11while =p 0.1% only requires us to use d=9.
The trend of the penalty of the effective code distance and that of the absolute logical error rate differ. This
difference is caused by the difference of slopes of each code distance of each lattice.We have to bemindful of
those trends when designing a quantum computer to achieve an adequate logical error rate.
Because the proportional impact of a single fault should lessen as the code distance increases, the crossing
point of the curves is not a goodmeasure of performance here. Figure 7 shows that the crossing points of two
distanceswould differ. The crossing point of distances 9 and 13 appears to be around 0.6%, which is the
threshold for the perfect lattice as shown inﬁgure 6, whereas the crossing point of distances 5 and 7 is
around 0.8%.
Figure 6.Results of baseline simulations of perfect lattices of code distance 5, 7, 9, 13, and 17. The average number of steps per error-
correction cycle for every code distance is 8.1, 8.0, 8.0, 8.0, and 8.0, respectively. The black line is the break-even line. The threshold
seems to be around 0.58%. Each data point has ~50 1500 logical errors. The irregularity of the point at =p 0.6% of distance 9may
come from statistical variance.
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Table 4 shows the data of the single-faulty lattice simulations. The reduced code distance is theminimum
distance between corresponding boundaries shortened bymerging stabilizers. The naive hypothesis would be
that reduced code distance is a goodmetric to predict the logical error rate of the lattice since the number of
physical errors required to cause a logical error is aminimumon the shortest logical operator, which is the
minimumdistance between corresponding boundaries. However, the effect ismore complex.Wewill explore
this further in sections 4.4 and 5.
4.3. Randommultiple faulty devices
Wegenerated 30 randomly defective lattices for each combination of three yields, 80%, 90%, and 95%, and ﬁve
code distances, 5, 7, 9, 13, 17, and 21, so that we generated 540 lattices. 66 lattices cannot hold a logical qubit and
Figure 7.Results of simulations of defective lattices that have a single faulty device (a) in the center of the lattice, (b) in thewest of the
lattice, and (c) in the northwest of the lattice, respectively. Dashed lines are of the perfect lattices for reference. The code distances are 5,
7, 9, and 13. The average number of steps per error correction cycle is 32.5 for every code distance and fault location.
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Table 4.TheX error rate of single-faulty lattices and correspondingZ stabilizer data. Averages here are arithmeticmeans. ‘Faulty location’ is the location of the faulty device (static loss). ‘#XandZ stabs’ stands for the total number ofX
stabilizers andZ stabilizers. ‘Reduced distance’ is theminimumdistance between corresponding boundaries shortened bymerging stabilizers. ‘#Z stabs’ is the number ofZ stabilizers. ‘Biggest#dataq of Z stabs’ is the largest number of data
qubits in aZ stabilizer. ‘Ave.CDQ of Z stabs’ is the average ofCDQs (metric is the space-time product of an error-correction circuit: the number of data qubitsDQ involved,multiplied by the ‘cycle’, the sumof the circuit depth, and the
waiting time for next stabilizationC, after [39]) ofZ stabilizers. ‘Biggest ZCDQ’ is the largestCDQ for any stabilizer circuit of the chip. ‘Ave.#dataq of Z stabs’ is the average of the number of data qubits in Z stabilizers.
Faulty Code #X and Residual Reduced #Z Stabs Biggest Steps per Ave.CDQ Biggest Ave. Steps Ave.#dataq
Location Distance Z XError Distance #dataq Error of Z ZCDQ per Error of Z stabs
stabs Rate of Z Correction stabs Correction
stabs Cycle of Z stabs
center 5 38 7.038E-02 4 19 6 32 35.871 195.194 8.844 3.684
west 5 38 6.843E-02 4 19 6 32 35.803 195.194 8.822 3.684
northwest 5 38 3.335E-02 4 19 6 32 35.648 195.194 8.791 3.684
center 7 82 3.704E-02 6 41 6 32 32.249 195.194 8.149 3.756
west 7 82 3.319E-02 6 41 6 32 32.270 195.194 8.153 3.756
northwest 7 82 1.969E-02 6 41 6 32 32.505 195.194 8.228 3.756
center 9 142 2.224E-02 8 71 6 32 31.215 195.194 7.943 3.803
west 9 142 1.873E-02 8 71 6 32 31.456 195.194 8.016 3.803
northwest 9 142 1.046E-02 8 71 6 32 31.539 195.194 8.033 3.803
center 13 310 8.776E-03 12 155 6 32 30.711 195.194 7.824 3.858
west 13 310 8.662E-03 12 155 6 32 31.028 195.194 7.910 3.858
northwest 13 310 4.869E-03 12 155 6 32 31.084 195.194 7.925 3.858
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wewere unable to simulate distance 21; hence, we ultimately simulated 474 lattices. Table 5 shows the number of
defective lattices generated and simulated. On some defective lattices, by chance the faulty qubit placement
results in a lattice for whichwe are unable to build an effective circuit for encoding a logical qubit, so they are not
simulated. Our software successfully built circuits for almost all lattices at y=0.90 and above, but only about
two-thirds at y=0.80.
This unencodable condition occurs when a defective data qubit chain stretches from a boundary of the
lattice to the other boundary of the same type (south and north forZ stabilizer boundary, orwest and east forX
stabilizer boundary). For instance, if a faulty qubit is on a boundary—say, the qubit1which is stabilized byZ1 of
the stabilizer Z Z Z Z1 2 3 4—and the qubit is not stabilized by anotherZ stabilizer, then Z Z Z Z1 2 3 4 cannot be
mergedwith another stabilizer towork aroundZ1. Hence, we remove Z Z Z Z1 2 3 4with qubit1 and eventually
qubit2, qubit3, and qubit4 become a part of the boundary instead. In general, this adaptation reduces the code
distance (shown in tables 7 and 8). Therefore, a lattice of lower yield and lower code distance has a higher
probability of being unencodable. Though only 30 instances for each condition are too few to collect statistics of
useful accuracy, table 5 shows this trend at yields of 90% and 95%. =Y 80%might be saturated in terms of the
percentage of encodable lattices because the code distances do not showmeaningful differences.
Figure 8 is themain result of this work, showing the geometricmean of all encodable lattices, plotting
physical error rates versus logical error rates. Appendix C.2 shows the scatter plots of raw data.
The left column inﬁgure 8 show the graphs of =y 95%, describing the geometricmean of all encodable
lattices (top row), the better 50% (middle row), and the best 10% (bottom row) of generated lattices. Note that
those cull percentages are based on the original set of 30 generated lattices, not the smaller number of the
Figure 8.Graphs of randomly defective lattices. Dashed lines are of the perfect lattices for reference. The left column is of =y 95%,
themiddle column is of =y 90%, and the right column is of =y 80%. Top row is of all generated lattices,middle row is of culling
the worst 50%, and bottom row is of culling theworst 90%.
Table 5.Number of defective lattices generated and simulated.
Yield
0.80 0.90 0.95
code distance 5 7 9 13 17 5 7 9 13 17 5 7 9 13 17
#encodable 20 24 22 19 19 29 29 30 30 30 28 30 30 30 30
#unencodable 10 6 8 11 11 1 1 0 0 0 2 0 0 0 0
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encodable lattices. Some points of longer distance at lower physical error rate are not plotted since not enough
logical errors are accumulated because of the very low logical error rates.
At 95% functional qubit yield, we seemany chips beating break-even at = -p 10 3. The threshold is about
0.3%, about half of the threshold error rate for a perfect lattice. The signiﬁcant penalty in both threshold and
residual error rate can be dramatically reduced by culling poorer chips and discarding them. At 50% cull at
= -p 10 3, the residual error rate for d=7 is about that of d=5with a perfect lattice, and d=13 is about that
of a perfect d=7.
Naturally, the logical error rates get better aswe discardmore of the poorest lattices. At =p 0.2%, =y 95%
in unculled =y 95% shows that even distance 17 is just on the break-even line and 90% culled =y 95% shows
that allﬁve distances exceed break-even. The steepness of the slope of the curves of culled defective lattices
exceeds that of the curves of lower code distances on the perfect lattice, though it does notmatch the perfect
lattice of the same distance. Thus, an appropriate culling strategy reduces the penalty for a 5% fault rate to a
manageable level, allowing us to achieve a desired level of error suppression by using a slightly larger code
distance. At =p 0.1%, by culling 90%, the penalty against the perfect lattices changes from ´12.0 to ´1.2 at
d=5, from ´39.0 to ´6.1 at d=7, and from ´119.9 to ´14.2 at d=9.We do not have data points for 90%
discarding at d=13 and d=17 since not enough logical errors are accumulated on the best 10%of these
lattices. The smaller code distance gets closer to the perfect lattice because it has fewer qubits, and therefore good
outliersmay be generatedwith higher probability, as shown in table 6. Table 6 summarizes the average number
of static losses on all the generated lattices, on the 50%-cull lattices and on the 90%-cull lattices. The remaining
three lattices of 90%-cull distance 5 have 1, 2, and 2 static losses, respectively. Table 6 also allows us to see the
importance of static loss placement because the number of static losses does not decreasemuch but all the logical
error rates improve.
Themiddle column inﬁgure 8 is the graphs of =y 90%, under the same conditionswith those of =y 95%.
The threshold is about 0.15%, about a quarter of the threshold for a perfect lattice. At 90% cull (in themiddle-
bottomofﬁgure 8) at = -p 10 3, the residual error rates for d=7, d=9, and d=17 are about twice those of
d=5with a perfect lattice. d=13would be better than that of perfect d=5, but it ismissing since the logical
error ratemay be too low to accumulate enough logical errors. At =p 0.1% of =y 90%, unculled (middle-top)
shows that only distance 13 exceeds the break-even, but 90%-cull (middle-bottom) shows allﬁve distances
exceeding the break-even.
The right column inﬁgure 8 is the graphs of =y 80%. At =y 80%, we have already seen that only two-
thirds of the chips can even be encoded. Our simulations indicate that even those chips forwhichwe could create
a circuit are unusable. Even at = -p 10 3, there is no evidence of a correctable threshold, and although residual
error rates do decline as the physical error rate is reduced, only a single data point reaches break-even.We
conclude that =y 80% is not good enough to build a computer.
Table 6.The average number of faulty qubits in all generated
lattices after culling theweakest 50% andweakest 90%,
respectively. The numbers of qubits in a perfect lattice of
distance 5, 7, 9, 13, and 17 are 81, 169, 289, 625, and 1089,
respectively. The correlations between this number and the
logical error rate is 0.25 to 0.68, as shown in tables 7 and 8—a
strong correlation but not as strong as the bestmetrics in
tables 7 and 8.
Yield CodeDistance All 50% 90%
5 13.9 13.2 12.3
7 29.7 28.9 29
0.80 9 54 55.1 55
13 122.6 122.6 121.3
17 215.6 214.5 221.7
5 8.4 7.3 5.7
7 16.2 14.2 9.3
0.90 9 29.6 26.7 23.7
13 61 56.3 48
17 107.3 101.7 96
5 3.8 2.9 1.7
7 8 7.1 4.7
0.95 9 14.7 11.9 9
13 31.3 28.5 25.3
17 53.7 51.3 51.3
13
New J. Phys. 19 (2017) 023050 SNagayama et al
Unculled =y 95% shows that distances 13 and 17 are approximately identical at =p 0.2%, while other
distances show that longer is better. Unculled distances 13 and 17 for =y 90% do not show that longer is better,
though other distances do.Unculled =y 80% shows that distance 7 exceeds distance 5 at =p 0.1%, while
other distances do not show an improvement for the longer distance. Those indicate that the longer code
distances cross at lower physical error rate.We need to consider this fact when deciding the code distance to use.
4.4.Metrics for selecting good chips
Both to improve our understanding of the root causes of the error rate penalty and to provide a simplemeans of
selecting good chips, we evaluated the correlation between a set of easy-to-calculatemetrics and the simulated
residual error rate. Tables 7 and 8 describe the correlations between 18metrics and logical error rates or log
(logical error rates), respectively, for p=0.002 for each combination of yield and code distance.
The simplest possiblemetrics, just counting numbers of qubits in various categories, showonlymodest
correlation.
Steane’sKQmetric is the space-time product of a circuit: the number of qubitsQ involved,multiplied by the
circuit depthK [39].
TheCDQ andCQ are theproduct of the ‘cycle’,which is the averagenumber of steps in a stabilizermeasurement
and thenumber of data qubits or the total number of qubits including ancillae involved in the stabilizer, respectively.
TheCDQ andCQ reﬂect the total probabilities of possible physical errorswhichoccur in ameasurementof the
stabilizer. Both tables 7 and8 indicate that the average of theCDQ and the average of theCQofZ stabilizers have the
strongest and second strongest correlationswith the logicalX error rate. The averagenumberof qubits in aZ stabilizer
and the average ‘cycle’ofZ stabilizers show thenext strongest correlations. Thosemean that the accumulationof
possible errors in a stabilizermaybe the factormost strongly correlated to the logical error rate.
Somewhat to our surprise, both theKQ of the largest stabilizer and the average across the entire lattice do not
have good correlations. Thismay be because this formofKQ does not correctly capture the total probabilities of
possible physical errors which occur in ameasurement of the stabilizer.
Table 6 implies that the number of faulty devices is correlatedwith the logical error rate. By culling bad
lattices, table 6 shows that the average number of faulty devices on a lattice is reduced and ﬁgure 8 shows that the
logical error rate gets better. However, the averageCDQ ofZ stabilizers has signiﬁcantly higher correlationwith
logicalX error rate, 0.76, than that of the number of faulty devices, 0.43.We calculated the cross-correlation of
elements for y=0.95 and d=9. The correlation between the number of faulty devices and the averageCDQ of
Z stabilizers is 0.79.
The number of faulty ancilla qubits is themost weakly correlated to the logical error rate. This fact indicates
that even if the number of faulty ancilla qubits increases, the logical error rate does not decline rapidly. For a
given yield, the placement of faultsmattersmore than the exact number.
5.Discussion
Wehave proposed and analyzed an adaptation of the surface code for static losses, which aremanifested as faulty
devices on quantum computation chips occurring during fabrication.With this fundamental analysis of static
loss and its inﬂuence, independent analysis has nowbeen conducted for the threemajor imperfections of
quantum computation for the surface code: state error, dynamic loss, and static loss. The ultimate goal of
investigating faulty devices is to support collection of a large pool of sufﬁciently fault-tolerant quantum
computation chips, because a realistic large-scale quantum computermust be assembled frommany quantum
computation chips, coupled by their proximity or via distributed quantum computation [10].We analyzed our
approach against faulty losses by simulation to investigate the relationship between the logical error rates and
lattice characteristics of simulated defective lattices. Our approach is tomerge stabilizers broken by faulty data
qubits to a superplaquette and towork around faulty ancilla qubits using SWAP gates, without changing the
original role of the qubits.
Our simulationwith a single faulty device revealed that faulty qubits at the periphery reduce the logical error
rate less than those in the center. Even a single fault has a large impact on the residual error rate.
Our simulationwith randomly placed faulty devices showed that at 95%yield, the impact on net error rate is
signiﬁcant butmany of the chips still achieve break-even by = -p 10 3 and therefore could be used in a real-
world setting. At 90%yield, very few chips achieve break-even. At 80%yield, almost no chips are usable. These
facts establish the goals for experimental research to build the surface code quantum computer.
The simulation of randomly placed faulty devices also showed that discarding bad latticesmakes the
ensemble better, showing the trade-off between the cost of culling and the strength of fault tolerance of an
ensemble. Culling increases our effective error suppression, such that » +d d 2eculled eunculled , where de is the
effective code distance, for lattices with physical distance 9 and 13 at 95%yield. 90% yield shows error
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Table 7. Linear Correlation between candidatemetrics for lattice quality factors andX logical error rates for each combination of yield and code distance. Boldface is the strongest correlation in each row. ‘Dist.’, ‘ﬂty’, ‘bgst’, ‘syn.’, ‘stab’, and
‘msmt’ stand for distance, faulty, biggest, syndrome, stabilizer, andmeasurement, respectively. Averages here are arithmeticmeans. ‘Reduced dist.’ is theminimumdistance between corresponding boundaries shortened bymerging
stabilizers. ‘#Z stabs’ is the number ofZ stabilizers. ‘Bgst#qubit of Z stabs’ and ‘ave.#qubit of Z stabs’ are the biggest and the average number of qubits involving data qubits and syndrome qubits inZ stabilizer circuits. ‘Bgst#data qubit of
Z stabs’ and ‘ave.#data qubit of Z stabs’ are the biggest and the average number of data qubits in aZ stabilizer. ‘Dpst depth of Z stabs’ is the depth of the deepestZ stabilizer circuit. ‘Ave. depth of Z stabs’ is the average depth of Z stabilizer
circuits. ‘BgstKQ of Z stabs’ and ‘Ave.KQ of Z stabs’ are the biggest and averageKQ (metric is the space-time product of a circuit: the number of qubitsQ involved,multiplied by the circuit depthK [39]) ofZ stabilizer circuits. ‘BgstKDQ of
Z stabs’ and ‘Ave.KDQ of Z stabs’ are the biggest and averageKDQwhich is the product of the number of data qubitsDQ involved and of the circuit depthK ofZ stabilizer circuits. ‘Cycle’here indicates every howmany steps a stabilizer is
measured, includingwaiting time by scheduling of stabilizers. ‘Bgst Z cycle’ and ‘Ave. Z cycle’ are the biggest and average cycle ofZ stabilizers. ‘CQ’ is the product of the cycleC and the number of qubitsQ, similar toKQ. ‘BgstCQ’ and ‘Ave.
CQ’ are the biggest and verageCQ of stabilizers. ‘BgstCDQ’ and ‘Ave.CDQ’ are the biggest and averageCDQ, which are the product of the number of data qubitsDQ involved and of the cycleC of Z stabilizer circuits. ‘Ave.#Z stabs per step’
is howmany stabilizers aremeasured in a step on average.
Yield Code #stab #ﬂty #ﬂty #ﬂty Z #Z Bgst Ave. Bgst Ave. Dpst Ave. Bgst Ave. Bgst Ave. Bgst Ave. Bgst Ave. Bgst Ave. Ave.
dist. qubit data syn. redu- stab #qubit #qubit #data #data depth depth KQ KQ KDQ KDQ Z Z CQ CQ CDQ CDQ #Z
qubit qubit ced ofZ ofZ qubit qubit ofZ ofZ of of of of cycle cycle of of of of stab
dist. stabs stabs ofZ ofZ stabs stabs Z Z Z Z Z Z Z Z msmts
stabs stabs stabs stabs stabs stabs stabs stabs stabs stabs /step
0.95 5 −0.64 0.59 0.70 0.08 −0.67 −0.71 0.81 0.83 0.79 0.71 0.26 −0.01 0.24 0.37 0.23 0.16 0.69 0.71 0.74 0.88 0.76 0.86 −0.69
0.95 7 −0.40 0.45 0.65 −0.13 −0.62 −0.46 0.65 0.44 0.70 0.44 0.05 0.00 0.07 0.11 0.08 0.04 0.78 0.55 0.76 0.78 0.79 0.79 −0.44
0.95 9 −0.50 0.68 0.72 0.33 −0.60 −0.48 0.63 0.81 0.64 0.79 0.42 −0.07 0.46 0.48 0.40 0.24 0.62 0.81 0.67 0.88 0.68 0.89 −0.69
0.95 13 −0.28 0.48 0.55 0.11 −0.19 −0.27 0.36 0.56 0.37 0.52 −0.02 −0.47 0.02 −0.14 0.03 −0.25 0.30 0.59 0.33 0.71 0.34 0.69 −0.40
0.95 17 −0.18 0.34 0.27 0.25 −0.10 −0.18 0.20 0.39 0.15 0.40 0.05 −0.32 0.17 −0.06 0.05 −0.16 0.13 0.50 0.11 0.56 0.10 0.55 −0.40
0.90 5 −0.19 0.35 0.26 0.29 −0.48 −0.24 0.62 0.20 0.55 0.16 −0.23 −0.21 0.06 −0.13 −0.11 −0.16 0.49 0.28 0.69 0.48 0.62 0.46 −0.21
0.90 7 −0.31 0.37 0.43 0.07 −0.59 −0.33 0.50 0.53 0.49 0.45 0.20 −0.33 0.59 0.23 0.43 −0.01 0.51 0.58 0.71 0.71 0.70 0.74 −0.46
0.90 9 −0.39 0.40 0.54 0.09 −0.65 −0.42 0.67 0.65 0.63 0.58 −0.29 −0.54 0.01 −0.12 −0.18 −0.32 0.28 0.39 0.43 0.68 0.43 0.66 −0.45
0.90 13 −0.36 0.47 0.63 −0.01 −0.30 −0.37 0.47 0.77 0.52 0.81 −0.26 −0.25 −0.10 0.24 −0.28 0.04 0.46 0.57 0.60 0.81 0.62 0.81 −0.51
0.90 17 −0.55 0.58 0.62 0.10 −0.62 −0.56 0.56 0.76 0.56 0.74 −0.05 −0.25 0.34 0.33 0.10 0.08 0.17 0.65 0.35 0.86 0.37 0.87 −0.74
0.80 5 −0.20 0.30 0.22 0.17 −0.43 −0.22 0.78 0.59 0.46 0.40 −0.11 −0.13 0.43 0.30 −0.19 0.05 0.64 0.72 0.78 0.75 0.63 0.67 −0.49
0.80 7 0.22 0.35 0.10 0.40 −0.51 0.13 0.56 0.81 0.44 0.75 0.07 −0.34 0.29 0.58 0.03 0.24 0.56 0.74 0.64 0.79 0.69 0.83 −0.48
0.80 9 −0.39 0.37 0.31 0.15 −0.47 −0.38 0.63 0.88 0.68 0.68 −0.42 −0.45 0.41 0.58 0.12 −0.01 0.50 0.77 0.58 0.86 0.66 0.92 −0.53
0.80 13 0.02 0.34 0.18 0.20 −0.43 −0.05 0.65 0.79 0.66 0.80 0.21 0.09 0.45 0.68 0.22 0.52 0.70 0.63 0.65 0.79 0.70 0.84 −0.35
0.80 17 0.39 0.25 0.19 0.19 −0.24 0.34 0.37 0.60 0.29 0.57 −0.15 −0.41 0.28 0.37 0.04 0.07 0.51 0.55 0.34 0.61 0.33 0.62 0.16
average −0.25 0.42 0.42 0.15 −0.46 −0.28 0.56 0.64 0.53 0.59 −0.02 −0.25 0.25 0.25 0.06 0.04 0.49 0.60 0.56 0.74 0.56 0.75 −0.44
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Table 8. Logarithmic correlation between candidatemetrics for lattice quality factors andX logical error rates for each combination of yield and code distance. See table 7 for columnheading deﬁnitions.
Yield Code #stab #ﬂty #ﬂty #ﬂty Z #Z Bgst Ave. Bgst Ave. Dpst Ave. Bgst Ave. Bgst Ave. Bgst Ave. Bgst Ave. Bgst Ave. Ave.
dist. qubit data syn. redu- stab #qubit #qubit #data #data depth depth KQ KQ KDQ KDQ Z Z CQ CQ CDQ CDQ #Z
qubit qubit ced ofZ ofZ qubit qubit ofZ ofZ of of of of cycle cycle of of of of stab
dist. stabs stabs ofZ ofZ stabs stabs Z Z Z Z Z Z Z Z msmts
stabs stabs stabs stabs stabs stabs stabs stabs stabs stabs /step
0.95 5 −0.63 0.66 0.71 0.18 −0.74 −0.68 0.87 0.76 0.88 0.64 0.44 −0.05 0.40 0.33 0.39 0.12 0.72 0.75 0.72 0.82 0.76 0.83 −0.75
0.95 7 −0.49 0.62 0.79 −0.05 −0.67 −0.53 0.57 0.59 0.65 0.55 0.27 0.06 0.29 0.26 0.30 0.15 0.79 0.69 0.69 0.85 0.73 0.87 −0.54
0.95 9 −0.63 0.81 0.83 0.42 −0.63 −0.62 0.70 0.77 0.69 0.72 0.39 −0.15 0.43 0.38 0.36 0.14 0.66 0.83 0.69 0.87 0.70 0.88 −0.79
0.95 13 −0.31 0.58 0.66 0.15 −0.29 −0.31 0.43 0.71 0.43 0.68 −0.05 −0.30 0.01 0.09 0.03 −0.03 0.31 0.70 0.41 0.82 0.40 0.81 −0.52
0.95 17 −0.16 0.18 0.17 0.12 −0.08 −0.16 0.25 0.24 0.18 0.29 −0.02 −0.24 0.08 −0.08 −0.02 −0.13 0.15 0.34 0.17 0.41 0.16 0.40 −0.28
0.90 5 −0.10 0.41 0.28 0.36 −0.42 −0.15 0.62 0.32 0.53 0.19 −0.14 −0.32 0.13 −0.17 −0.01 −0.24 0.52 0.45 0.66 0.60 0.59 0.58 −0.24
0.90 7 −0.34 0.45 0.39 0.30 −0.65 −0.35 0.51 0.54 0.46 0.40 0.29 −0.39 0.51 0.16 0.39 −0.11 0.51 0.65 0.64 0.72 0.61 0.73 −0.50
0.90 9 −0.49 0.51 0.58 0.19 −0.67 −0.52 0.66 0.63 0.63 0.53 −0.22 −0.58 0.11 −0.15 −0.09 −0.36 0.42 0.52 0.46 0.74 0.48 0.73 −0.58
0.90 13 −0.43 0.69 0.74 0.21 −0.48 −0.46 0.46 0.87 0.49 0.86 −0.14 −0.28 0.03 0.29 −0.15 0.04 0.47 0.77 0.54 0.92 0.55 0.93 −0.69
0.90 17 −0.50 0.75 0.67 0.30 −0.63 −0.51 0.49 0.76 0.49 0.67 0.05 −0.29 0.40 0.31 0.18 0.03 0.25 0.73 0.35 0.87 0.36 0.86 −0.76
0.80 5 −0.20 0.29 0.24 0.14 −0.51 −0.26 0.69 0.65 0.49 0.55 0.01 0.07 0.39 0.48 −0.09 0.28 0.77 0.81 0.75 0.79 0.68 0.77 −0.63
0.80 7 0.19 0.36 −0.06 0.51 −0.62 0.03 0.65 0.78 0.56 0.83 −0.04 −0.31 0.31 0.59 0.01 0.33 0.44 0.67 0.58 0.69 0.60 0.75 −0.62
0.80 9 −0.36 0.27 0.24 0.09 −0.54 −0.35 0.59 0.80 0.58 0.60 −0.35 −0.40 0.19 0.46 −0.07 −0.06 0.55 0.77 0.61 0.82 0.64 0.87 −0.49
0.80 13 0.13 0.20 0.01 0.19 −0.36 0.05 0.59 0.78 0.64 0.80 0.27 0.17 0.50 0.73 0.32 0.58 0.56 0.61 0.54 0.71 0.60 0.79 −0.28
0.80 17 0.43 0.19 0.14 0.15 −0.13 0.40 0.41 0.59 0.33 0.54 −0.18 −0.40 0.29 0.35 0.01 0.05 0.49 0.50 0.36 0.61 0.35 0.61 0.25
average −0.26 0.47 0.43 0.22 −0.50 −0.30 0.57 0.65 0.54 0.59 0.04 −0.23 0.27 0.27 0.10 0.05 0.51 0.65 0.54 0.75 0.55 0.76 −0.49
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suppression at practical physical error rates, at around =p 0.1%, and cullingworks for 90%yield.With a low
physical error rate, 90%yieldmay be sufﬁcient to build a quantum computer. At 80%yield, only veryweak error
suppression is observed even at =p 0.1%, evenwhen discarding theweakest 90%of the chips.We conclude
that 80%yield is not suitable for building a quantum computer, using the surface codewithout additional
architectural support.
The randomly faulty lattice simulation also revealed that the average of theCDQ and the average of theCQofZ
stabilizers show the strongest correlations to simulated residual error rate among a set of proposedmetrics for chip
evaluation. TheCDQ andCQ are theproduct of the ‘cycle’, which is the averagenumber of steps in the stabilizer
measurement and thenumber of data qubits/number of qubits involved in the stabilizer, respectively. Therefore,
the accumulated error possibilities in a stabilizermay be the factormost strongly correlated to the logical error rate.
Faulty data qubits result inmergingplaquettes anddeepen the stabilizer circuit, hence lengthening the ‘cycle’.
Faulty ancilla qubits result in requiringmoreSWAPgates towalk throughdata qubits and ancilla qubits surrounding
the faulty ancilla qubits.However, our data also shows that thenumber of faulty ancilla qubits hasweak correlation to
the residual error rate. Thisﬁndingwill also contribute to efforts tobuild a large-scale quantumcomputer.
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AppendixA. Surface code error correction details
In the common case, an isolatedX (orZ) error, two neighboring stabilizers will both show -1 eigenstates, and the
error is easily isolated as shown inﬁgure A1(a). Because two errors on any plaquette cancel and leave the
plaquette in the+1 eigenstate, a series of errors in a neighborhood likely results in two -1 plaquettes separated by
some distance, surrounded by+1 plaquettes. If an error chain is connected to the boundary of the lattice, the
terminationwill be hidden. Therefore, an error chain running between the two boundaries will be a logical error.
Applying the same ﬂip operation as the original error is the obviousmeans of correcting errors, because it
ﬁxes the states of each stabilizer (ﬁgure A1(a)). To achieve this, we have to identify pairs of error terminations by
decoding the detected error information. This problem can bemapped to the graph theory problem known as
‘minimumweight perfectmatching’, a common solution for which is the BlossomV algorithm [41].
However,many different possible chains can connect two units with -1 eigenvalues, as depicted inﬁgure
A1(b). Fortunately, any chainworks equally well. If the algorithmdoes not choose the original exact error path, a
cycle of errors appears. Such a trivial error cycle does not affect logical states (ﬁgure A1(c)). Thus, the choice of a
chain between -1 units is not a problem. The important problem in error correction is to pair up themost
probable sets of units. Longer chains of errors occurwith lower probability, and thematching algorithmweights
such possibilities accordingly.
The distance between the two boundaries for an operator is the code distance of a surface code, shown in
ﬁgure A1(d). The longer the code distance, the higher the tolerance against errors. In the ﬁgure, four errors
between the two boundaries for theX operator are fatal, because thematching algorithm fails to pair them
properly. If the two boundaries were farther apart, a longer chain of errors would be required to cause the error
correction to fail.
In deleting the oldest round of error syndromes, there can be an error syndromewhich is temporally
matched to a syndromewhich is not to be deleted. If this error syndrome is deleted, the left pair will bematched
to another syndrome, leading to unintended behaviors. To avoid this behavior, Autotune employs ameans by
which the syndrome to be deleted is retained until its pair is deleted.
Appendix B.Details of the implementation
B.1. Irregular whole circuit on account of a fault
FigureB1 showan example of adefective lattice inwhich the central qubit d40 is faulty. FigureB2 shows theﬁrst few
tens of stepsof thewhole circuit of the lattice.Wecan see that the circuit becomes irregular around the faulty device.
B.2. Algorithms
Algorithm1, discussed in section 3.2, comprises our stabilizer circuits for the individual superunits.
Algorithm2, discussed in section 3.3, schedules the stabilizer circuits into awhole circuit for the chip.
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Algorithm1. Stabilizer Circuit Composition
Input: Dat: Set of data qubits belonging to the stabilizer (typically 4 or 6)
Input: Anc: Set of ancilla qubits around the stabilizer (typically 1 or 8)
Input: G: Graph of qubits, describing qubits’neighbor relationships
Output: Stabilizer circuit of shallowest depth
1 =MinCost INT MAX__ _ __;MinPath=None;
2 /* Search for the smallest set of ancilla qubits which neighbor all data qubits. */
3 for n ä (1..Num(Anc)) do
4 for Combination( )Îancs Anc n, do
5 if Neighbors( )Î " Îd ancs d Dat, then
6 /* Search for the shortest path involving data qubits. */
7 SolveTravelingSalesman( )=cost path ancs, ;
8 if <cost MinCost then
9 MinCost=cost;
10 MinPath=path;
11 end
12 end
13 end
14 if ¹MinPath None then
15 break;
16 end
Figure A1.Correctable and uncorrectable errors. Data qubits are describedwith dots and the lines indicate plaquettes. Syndrome
qubits are omitted for visibility. (a)A correctable single error. The red ‘X’ indicates that anX error occurs on the underlying data qubit.
The corresponding twoZ stabilizers which share the data qubit return−1 eigenvalues. It is easy to interpret the error chain from the
eigenvalues, as seenwhere the yellow line passes through the errored data qubit. (b)A correctable casewith two errors.We can
consider two error chains from the eigenvalues of stabilizermeasurement, the yellowone and the green one. Either of them is valid.
Obviously the yellow one is valid; executingX gates on qubits underlying the green one generates the trivial error cycle described in (c).
(c)Topologically trivial error cycle. This does not affect the logical state of the surface code or the states of data qubits on boundaries.
(d)Example of amis-correcting error chain. FourX errors occur in the center of the lattice. Thematching algorithm can pair the two
−1 plaquettes, for a distance of 4, or pair each−1with the neighboring boundary of theX operator for a total distance of 3. Because
three errors aremore probable than four errors, thematching expects that three errors occur and chooses the yellow error chains.
After applyingX gates on the data qubits under the error chains, a logicalX operator is generated, connecting the two boundaries. This
is a logical error.
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(Continued.)
17 end
18 /*Add operations along the path found. */
19 AddOp(Initializations(MinPath.ancillas));
20 for Îq MinPath do
21 if Îq Anc then
22 foreach Neighbors[ ∣ ( )]Î Î Îd d d Dat d q, do
23 if IsNotAlreadyGathered(d) then
24 AddOp(GatherSyndrome(d, q));
25 end
26 end
27 end
28 /* SWAP gate whichmoves the ancilla qubit variable which holds error syndrome to the next hop inMinPath. */
29 if ¹q next Null. then
30 AddOp(SWAP(q, q next. ));
31 end
32 /* SWAP gate which returns the data qubit variable whichwas swapped to the previous hop to the original positions. */
33 if Îq Dat then
34 AddOp(SWAP (q prev. , q));
35 end
36 end
37 /*Measure the ancilla qubit which holds error syndrome. */
38 AddOp(Measurement(q));
Algorithm2. Scheduling algorithm
Input: SC: The set of stabilizer circuits
Input: MaxStep: The number of time steps to output
Output: WholeCircuit
1 /* Sort stabilizers in order of depth, longestﬁrst. If they tie, stabilizers on top-left of the lattice have priority. */
2 Sort( )=sortedSC SC ;
3 Head( )=deepest sortedSC ;
4 AfterHead( )=afterHead sortedSC ;
5WholeCircuit=NULL;
6 wholeCeil=0;
Figure B1. Picture of a lattice corresponding to ﬁgure B2. Gray dots are data qubits andwhite dots are syndrome qubits. The data qubit
labeled (d40) is faulty.
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(Continued.)
7 while wholeCeil MaxStep do
8 /*wholeCeil is the stepwhen the deepest stabilizer last scheduled ﬁnishes. */
9 Schedule(= =deepest ceil wholeCeil deepest WholeCircuit. , );
10 foreach Îs afterHead do
11 /* schedule every stabilizer once */
12 Schedule( )=s ceil s.
13 end
14 /* loop until every s.Ceil>wholeCeil */;
15 while Any( ∣ ) Îs ceil wholeCeil s afterHead. do
16 foreach Îs afterHead do
17 if s ceil wholeCeil. then
Figure B2.Theﬁrst 60 steps of a whole circuit for a lattice of d=5 and inwhich the qubit device d40 in the center is faulty. The lattice
condition is shown inﬁgure B1.We can see swap gates around d40. The detail of the irregular stabilizer circuit is shown inﬁgure 5.
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(Continued.)
18 Schedule( )=s ceil s WholeCircuit. ,
19 end
20 end
21 end
22 end
B.3. Solving conﬂicts in scheduling
Figures B3 andB4 illustrate various conﬂicts that occur during scheduling and our solutions. Our scheduling is
implemented to allocate ‘slots’ to gates of stabilizer circuits, as shown inﬁgure B3(a). Each qubit on each step has
a slot and only one gate can operate in a slot.When a gate is set in a slot, the slot gets locked.When a swap gate is
set in the slot of a data qubit, the data qubit is locked until the data qubit variable returns to the original data
qubit device. If conﬂicts occur, we add identity gates as shown inﬁgures B3(b) andB3(c). Thismethod does not
work for conﬂict on syndrome qubits; this is because a data qubitmay be unlocked after a single time step but a
syndrome qubitmay not be unlocked for several steps, as shown inﬁgure B3(d). Any sequence of gates on
syndrome qubits in a stabilizer starts with an initialization gate, which removes the error syndromeswhich have
already been gathered by the syndrome qubit, as illustrated in d8-t4 inﬁgure B3(d). If the stabilizer currently
being scheduled (red gates)waits for the syndrome qubit to be unlocked, the initialization gate deletes the
syndrome qubit variable with some error syndromes of the stabilizer as shown at d8-t4 inﬁgure B4(e). To avoid
this problem, the currently scheduled stabilizer is completely rescheduled after the previously scheduled
stabilizerﬁnishes, as shown in ﬁgure B4(f).
Figure B3. (a) Scheduling chart for the six gates comprising a Z stabilizer circuit. Each box is called a slot and NULL slots are
vacant. (b) Example of resource allocation conﬂict occurring between two stabilizers, with the higher-priority one in black and
the lower-priority one in red. d3-t3 is allocated to the black stabilizer. The red stabilizer cannot lock the slot d3-t3, as indicated
by the light-colored CNOT target. (c) Solution to the contention for a data qubit. The red stabilizer waits for the slot of d3-t3
to become unlocked. (d) The slot of d8-t4 is allocated to the black stabilizer. The black SWAP gate already locks the slot of d8-
t4 and the red CNOT cannot lock it.
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B.4. Change of thematching nest
A nest is used to prepare a network forminimumweight perfectmatching. Figure B5 depicts a nest of a perfect
lattice of the surface code, output by the Autotune Software created by Fowler et al [42]. Each vertex of the nest
corresponds to a stabilizer value and each edge corresponds to a possible error. Edgeswhich do not have two
vertices are at the boundaries of the lattice. As time advances, the nest expands along the Z axis, creating new
vertices and edges whenmeasuring stabilizers. A stabilizer whichmeasures a different eigenvalue from the last
stabilizermeasurement creates and holds a node on the corresponding vertex. Because an ancilla error (or
measurement error)will happen only once, three cycles with an error on themiddle cycle would produce the
eigenvalue sequence+1,−1,+1. The two transitions will be recorded in the nest as two nodes. A data qubit
error results in errors on two neighboring stabilizers, so that an error after the ﬁrstmeasurement would give the
sequence+1,−1,−1 in two separate places (or only one if the qubit is on a boundary). In this case, the two
transitions result in the creation of twohorizontal neighbor nodes in the nest. Thematching algorithmwill
Figure B4. (e)Attempt to solve the competition for a syndrome qubit bywaiting. The red stabilizer is split and the former half of its
error syndromes are deleted by the initialization gate in d8-t4. This is invalid. (f) Solution to the competition for a syndrome qubit.
The red gates are all rescheduled after the black stabilizer.
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match the two vertical nodes of a stabilizer error or the two horizontal nodes of a qubit error. Lines for the
matching between nodes are createdwithDijkstra’s algorithmon the nest [43]. Theweight of a line is given by
the sumofweights of the edges which compose the line.Minimumweight perfectmatching based on those
weights selects themost probable physical errors, therefore it works as error correction.
Irregular stabilizer circuits degrade the parallelismof stabilizermeasurements of thewhole circuit so that the
surface code ona defective lattice has irregular error-matching nests, as shown inﬁguresB6 andB7. Theseﬁgures
are output byAutotune during simulation of our surface code on adefective lattice [42].We can see the irregularity
of the nest. A superunit stabilizer ismeasured in a longer cycle thannormal stabilizers and the vertex of a superunit
stabilizer hasmany edges, someofwhich are thick. This thickness is proportional to the error probability. The
network onwhichBlossomV runs is generated on this adaptednest toﬁnd the best possible solution.
B.5. System architecture
Figure B8 shows themajor software components for compiling a circuit for the surface code and simulating its
behavior on a defective lattice. Subaru produces a whole circuit for a defective lattice andAutotune simulates the
operation of the surface code along the circuit [42]. Subaru performs the tasks described in section 3. Subaru can
have alternative inputs—yield or a lattice. The yield is the probability of fabricating qubits whichwork properly.
Instead of a yield, a complete lattice can be input into Subaru. This enables us to investigate particular conditions
using hand-constructed lattices.
AppendixC. Supplemental graphs
This appendix shows supplemental graphs to visualize the effect of culling and rawdata.
C.1. Graphs to compare culled pools
Figure C1 shows the graphs between yields and logical error rates at speciﬁc physical error rates.
C.2. Scatterplots of randomly defective lattices
Figures C2–C6 show the scatter plots of raw data of randomly defective lattices. Figure C3 shows an outlier chip.
Actually, the lattice on the chip has ´40 worse logicalZ error rate as logicalX error rate. The lattice by chance has
Figure B5.Thematching nest for the distance 3 surface code. A stabilizermeasurement corresponds to a vertex and a qubit error
corresponds to a edge. The ends of the nest correspond to the boundaries of the lattice, and hence they do not havemeasurement
values. If an error occurs on a data qubit, the stabilizers the data qubit is stabilized bywill get a differentmeasurement result than the
prior round. Then the corresponding vertices create and hold nodes for theminimum-weight perfectmatching. Lines for the
minimum-weight perfectmatching are created byDijkstra’s algorithmon this nest, searching from a node for other nodes [43]. The
weight of a line is deﬁned by theweights of edges that the search goes through to create the line, which corresponds to the possibility of
the errors which result in the line.
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Figure B6.A top viewof a visualization of an asynchronous nest. Each vertex describes a syndromemeasurement and each edge
connects two syndromemeasurements whichmight be changed by the same error. The two blue circles indicate the positionswhere
two unit stabilizers originally existed and now aremerged into a superunit stabilizer placed in the left blue circle.
Figure B7.A front-view of a visualization of an asynchronous nest. The diameter of each edge is proportional to the probability of
observing detection events at the endpoints of the edge.
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Figure B8. Simulation systemdesign. Subaru can have one of twomutually exclusive inputs—a pair of yield and a lattice size (labeled
‘A’) or a full description of a lattice (labeled ‘B’).With the former input, it randomly generates a defective lattice and then builds
circuits to suit.With the latter input, it builds circuits for the provided defective lattice. It outputs awhole circuit of the requested
number of steps. The circuit and physical error rate are input intoAutotune, andAutotune outputs the logical error rate
corresponding to the inputs.
FigureC1.Graphs between yields and logical error rates at speciﬁc physical error rates. The top row is of no-culled graphs, themiddle
row is of 50%-culled graphs, and the bottom row is of 90%-culled graphs. The left column is for =p 0.6%, themiddle column is for
=p 0.2%, and the right column is for =p 0.1%.
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FigureC2. Scatterplot of d=5with one dot per chip. Green dots are of =y 95%, red dots are of =y 90%, and blue dots are of
=y 80%. Blue and green data are offset from the vertical line for visibility.
FigureC3. Scatterplot of d=7with one dot per chip. Green dots are of =y 95%, red dots are of =y 90%, and blue dots are of
=y 80%. Blue and green data are offset from the vertical line for visibility.
FigureC4. Scatterplot of d=9with one dot per chip. Green dots are of =y 95%, red dots are of =y 90%, and blue dots are of
=y 80%. Blue and green data are offset from the vertical line for visibility.
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faulty devices which deform the left and the right boundaries to be closewith preserving the top and the bottom
boundaries apart. Because of the largely deformed shape of the lattice, the usable area of the lattice is narrow and
there are only a few faulty devices on the usable areawhich increase logical error rates. Hence, the chip exhibits
stronger tolerance against logicalX error than others.
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